Sheet	1	of 3	
		_ <u> </u>	_

COMMERCE PATENT AND TRADEMARK OFFICE									ATTY DOCKET NO. 0325.00292	SERIAL N 09/475,879				
PE INFORMATION DISCLOSURE									APPLICANT: Timothy M. Lacey et al.					
O 200 -									FILING DATE December 30, 1999	GROUP 2819				
Examiner								U.S	S. PATENT DOCUMENTS					
Examiner Initial	Document No. Date							Date	Name	Class	Sub- Class	Filing	Date	
AT	4	8	7	8	2	0	0	10/31/1989	Asghar et al.	365	189.02			
	5	1	3	6	1	8	8	8/4/1992	Ha et al.	307	465			
	5	2	8	0	2	0	2	1/18/1994	Chan et al.	307	465			
	5	3	8	4	7	4	5	1/24/1995	Konishi et al.	365	230.03			
	5	4	2	2	8	2	3	6/6/1995	Agrawal et al.	364	489			
	5	4	5	1	8	8	7	9/19/1995	El_Avat et al.	326	39			
	5	4	5	5	5	2	5	10/3/1995	Ho et al.	326	41			
	5	5	2	1	5	2	9	5/28/1996	Agrawal et al.	326	41			
	5	5	3	7	0	5	7	7/16/1996	Leong et al.	326	41			
	5	7	8	1	0	3	0	7/14/1998	Agrawal et al.	326	39			
Ū	5	7	9	9	1	7	6	8/25/1998	Kapusta et al.	395	556			
								FORE	CIGN PATENT DOCUMENTS			<del></del>		
	Do	cui	mer	nt N	lo.			Date	Country	Class	Sub- Class	Transl.		
	<u> </u>										Class	Yes	No	
	Ш											_		
									LUT BASED ARCHITECTURES ew Leaver, pp. 13-16.	S USING EMBEDI	DED MEMO	RY		
AT									HIGH PERFORMANCE FPGA TING FUNCTIONS", By Om Ag			RAIN-		
								SITY AND VE l., pp. 3-12.	RY LOW COST REPROGRAM	MABLE FPGA AR	CHITECTU	RE", By		
								000X SERIES to 6-72.	FIELD PROGRAMMABLE GA	TE ARRAYS", XII	LINX, May 1	4, 1996		
	"X 17		000	XI	LA/	χV	FII	ELD PROGRA	MMABLE GATE ARRAYS", X	ILINX, October 18	, 1999, pp. 6	-157 to (	5-	
A	"V	'IR'	ΓEΣ	XTM	1 2.	5V	FIE	LD PROGRAM	MMABLE GATE ARRAYS", XI	LINX, April 2, 200	1, pp. 1-20.			
Examiner	•	ist	5/	<u></u>	7	<u>ر</u>			Date Considered	1				

Form PTO-1449 U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE										ATTY DOCKET NO. 0325.00292	SERIAL NO. 09/475,879			
P E INFORMATION DISCLOSURE										APPLICANT: Timothy M. Lacey et al.				
1 2001 5									CANT	FILING DATE December 30, 1999	GROUP 2819			
RADEWAY Exami	E S								U.	S. PATENT DOCUMENTS		-		
Exam: Initial	iner	Document No. Date Name Class Sub-Class						Filing	Date					
K		5	8	1	1	9	8	7	9/22/1998	Ashmore, Jr. et al.	326	39		
, ,		5	8	1	8	2	5	4	10/6/1998	Agrawal et al.	326	39		
		5	8	4	8	2	8	5	12/8/1998	Kapusta et al.	395	800.01		
		5	9	6	6	0	2	7	10/12/1999	Kapusta et al.	326	39		
		6	0	4	9	2	2	3	4/11/2000	Lytle et al.	326	40		
		6	0	5	8	4	5	2	5/2/2000	Rangasayee et al.	711	108		
		6	1	3	4	1	8	1	10/17/2000	Landry	365	233		
		6	1	3	7	3	0	8	10/24/2000	Nayak	326	39		
		6	1	9	1	9	9	8	2/20/2001	Reddy et al.	365	230.05		
		6	2	0	1	4	0	7	3/13/2001	Kapusta et al.	326	39		
7	)													
									FORE	IGN PATENT DOCUMENTS				
		D	ocu	me	nt N	٧o.			Date	Country	Class	Sub-	Transl.	
		L,										Class	Yes	No
<b>.</b>												_		<u> </u>
						O	THI	ER	DOCUMENTS	(Incl. Author, Title, Date, Pertinen	t Pages, etc.)			
		"(	COC	OLF	RUI	NN!	ER	B X	PLA3 CPLD",	XILINX, April 11, 2001, pp. 1-10.				
Ä	Ī					Al 1 to			ARTAN-XL FA	MILIES FIELD PROGRAMMABLE	GATE ARRAY	S", XILIN	IX, Mar	ch 2,
		"ን	CS	500	XC	V F.	AM	IIL.	Y HIGH-PERFO	DRMANCE CPLD", XILINX, January	15, 2001, pp. 1	-18.		
		"I	NT	EG:	RA	TE	D P	RO	DUCT-TERM	LOGIC IN APEX 20K DEVICES", A	LTERA, April 1	999, ver. 1	.0, pp.	1-12.
		"/	PΕ	ΧI	ΙP	RO	GR	ΑN	MABLE LOG	C DEVICE FAMILY", ALTERA, Ma	y 2001, ver. 1.1	, pp. 1-96.		
<u> </u>		"F	LE	X 8	300	0 P	RO	GR	AMMABLE LO	OGIC DEVICE FAMILY", ALTERA	June, 1999, ver.	10.01, pp.	349-41	0.
Exami	iner				1	-2	_			Date Considered 10/5	101			
										or not citation is in conformance with opy of this form with next communica			ough cit	ation

}	Sheet _	_3	_ of _	3	
,					

Form PTO-1		COM	MER	CE P	MENT OF PATENT AND OFFICE	ATTY DOCKET NO. SERIAL NO. 09/475,879					
					OSURE	APPLICANT: Timothy M. Lacey et al.					
1 0 2001	\TEM	IENT I	BY A	\PPL	LICANT	FILING DATE GROUP December 30, 1999 2819					
					U	S. PATENT DOCUMENTS					
PADEMET Initial	Doc	cumen	t No.		Date	Name	Class	Sub- Class	Filing	Date	
			$\perp$	Щ					<u> </u>		
	$\coprod$	$\coprod$	$\perp$	Ц					ļ <u></u>		
	$\coprod$	$\perp \downarrow \downarrow$	$\downarrow$	Щ					<u> </u>		
	igert	$\downarrow \downarrow$	$\bot$	$\coprod$					<u> </u>		
	$\coprod$	$\coprod$	$\bot$	$\coprod$							
	$\coprod$	$\bot\!\!\!\!\!\bot$	$\bot$	$\coprod$					<del> </del>		
	$\coprod$	$\downarrow \downarrow$	4	$\coprod$					<del> </del>		
	++	++	+	$\dashv \dashv$					<del>                                     </del>	<u> </u>	
	₩	$+\!+$	+	$\coprod$					<del> </del>		
	++	++	+	$\dashv$					<del>                                     </del>		
					FOR	TON DAMENT DOCUMENTS			<u></u>		
	T.					EIGN PATENT DOCUMENTS	Class	Sub-	Transl	1	
	) Dog	cumen	I NO.		Date	Country	Class	Class	Yes	I. No	
	T	П	$\top$	П					1 1 1		
	++	++	+	$\forall \exists$	<del></del> -			<del> </del>	<u> </u>	$\vdash$	
	$\dagger \dagger$	$\dagger\dagger$	-	$\dagger \dagger$					1		
	$\dagger \dagger$	$\dagger \dagger$	$\top$	$\forall$				1		<u> </u>	
	ل.ــلــ			THE	R DOCUMENT	'S (Incl. Author, Title, Date, Per	tinent Pages, etc.)		<del></del>	<u> </u>	
	-m	 AX 70	000 P	ROC	RAMMABLE L	OGIC DEVICE FAMILY", ALTI	ERA, March 2001, v	/er. 6.1, pp.	1-62.		
ATI	"M	AX 90	)00 P	ROC	GRAMMABLE L	OGIC DEVICE FAMILY", ALTI	ERA, July 1999, ver	. 6.01, pp. 1	-40.		
	"FL 1-1		0K E	MBE	EDDED PROGRA	AMMABLE LOGIC DEVICE FA	MILY", ALTERA,	March 2001	, ver. 4.1	l, pp.	
\$					FAMILY - FIFTH 2000, p. 1-47.	GENERATION MACH ARCHI	TECTURE", Lattice	Semicondu	ctor Cor	p.,	
Examiner						Date Considered	1-1-1				